"Design of fast digit-serial adders using SFQ logic circuits."

Heejoung Park et al. (2009)

> Home

Details and statistics

DOI: 10.1587/ELEX.6.1408

access: open

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/ParkYYTF09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/ParkYYTF09
Heejoung Park, Yuki Yamanashi, Nobuyuki Yoshikawa, Masamitsu Tanaka, Akira Fujimaki:
Design of fast digit-serial adders using SFQ logic circuits. IEICE Electron. Express 6(19): 1408-1413 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.