"Timing-Constrained Area Minimization Algorithm for Parallel Prefix Adders."

Taeko Matsunaga, Yusuke Matsunaga (2007)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E90-A.12.2770

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/MatsunagaM07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MatsunagaM07
Taeko Matsunaga, Yusuke Matsunaga:
Timing-Constrained Area Minimization Algorithm for Parallel Prefix Adders. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 90-A(12): 2770-2777 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.