"A Gate Delay Mismatch Tolerant Time-Mode Analog Accumulator Using a Delay ..."

Tomohiko Yano et al. (2017)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E100.C.736

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YanoNIA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YanoNIA17
Tomohiko Yano, Toru Nakura, Tetsuya Iizuka, Kunihiro Asada:
A Gate Delay Mismatch Tolerant Time-Mode Analog Accumulator Using a Delay Line Ring. IEICE Trans. Electron. 100-C(9): 736-745 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.