"UA2TPG: An untestability analyzer and test pattern generator ..."

Cinzia Bernardeschi et al. (2016)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2016.03.004

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/BernardeschiCDS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BernardeschiCDS16
Cinzia Bernardeschi, Luca Cassano, Andrea Domenici, Luca Sterpone:
UA²TPG: An untestability analyzer and test pattern generator for SEUs in the configuration memory of SRAM-based FPGAs. Integr. 55: 85-97 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.