"5-GHz 32-bit integer execution core in 130-nm dual-V_T CMOS."

Sriram R. Vangal et al. (2002)

> Home

Details and statistics

DOI: 10.1109/JSSC.2002.803944

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/VangalABSGEWPVT02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/VangalABSGEWPVT02
Sriram R. Vangal, Mark A. Anders, Nitin Borkar, Erik Seligman, Venkatesh Govindarajulu, Vasantha Erraguntla, Howard Wilson, Amaresh Pangal, Venkat Veeramachaneni, James W. Tschanz, Yibin Ye, Dinesh Somasekhar, Bradley A. Bloechel, Gregory E. Dermer, Ram K. Krishnamurthy, Krishnamurthy Soumyanath, Sanu Mathew, Siva G. Narendra, Mircea R. Stan, Scott Thompson, Vivek De, Shekhar Borkar:
5-GHz 32-bit integer execution core in 130-nm dual-V_T CMOS. IEEE J. Solid State Circuits 37(11): 1421-1432 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.