"A 1.2-6 Gb/s, 4.2 pJ/Bit Clock & Data Recovery Circuit With High ..."

Arnoud P. van der Wel, Gerrit den Besten (2012)

> Home

Details and statistics

DOI: 10.1109/JSSC.2012.2191318

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WelB12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WelB12
Arnoud P. van der Wel, Gerrit den Besten:
A 1.2-6 Gb/s, 4.2 pJ/Bit Clock & Data Recovery Circuit With High Jitter Tolerance in 0.14 µm CMOS. IEEE J. Solid State Circuits 47(7): 1768-1775 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.