"Performance Modeling and Directives Optimization for High-Level Synthesis ..."

Jieru Zhao et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCAD.2019.2912916

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhaoFSZLH20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhaoFSZLH20
Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, Yun Liang, Bingsheng He:
Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(7): 1428-1441 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.