"Dual-Sampling Skewed CMOS Design for Soft-Error Tolerance."

Ming Zhang, Naresh R. Shanbhag (2006)

> Home

Details and statistics

DOI: 10.1109/TCSII.2006.883829

access: closed

type: Journal Article

metadata version: 2023-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ZhangS06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ZhangS06
Ming Zhang, Naresh R. Shanbhag:
Dual-Sampling Skewed CMOS Design for Soft-Error Tolerance. IEEE Trans. Circuits Syst. II Express Briefs 53-II(12): 1461-1465 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.