"Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power ..."

Ivan Ratkovic et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2017.2784807

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/RatkovicPSUCV18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/RatkovicPSUCV18
Ivan Ratkovic, Oscar Palomar, Milan Stanic, Osman Sabri Unsal, Adrián Cristal, Mateo Valero:
Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add. IEEE Trans. Very Large Scale Integr. Syst. 26(4): 639-652 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.