"Low Power BDD-based Synthesis Using Dual Rail Static DCVSPG Logic."

Gopal Paul et al. (2006)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2006.342508

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/PaulPPB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/PaulPPB06
Gopal Paul, Sambhu Nath Pradhan, Ajit Pal, Bhargab B. Bhattacharya:
Low Power BDD-based Synthesis Using Dual Rail Static DCVSPG Logic. APCCAS 2006: 1504-1507

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.