"Structured Weight Matrices-Based Hardware Accelerators in Deep Neural ..."

Caiwen Ding et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3194554.3194625

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/DingRYMLLYW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/DingRYMLLYW18
Caiwen Ding, Ao Ren, Geng Yuan, Xiaolong Ma, Jiayu Li, Ning Liu, Bo Yuan, Yanzhi Wang:
Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks: FPGAs and ASICs. ACM Great Lakes Symposium on VLSI 2018: 353-358

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.