"A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor."

Blaine A. Stackhouse et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523072

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/StackhouseCGGL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/StackhouseCGGL08
Blaine A. Stackhouse, Brian S. Cherkauer, Michael K. Gowan, Paul E. Gronowski, Chris Lyles:
A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor. ISSCC 2008: 92-93

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.