"Achieving Memory Access Equalization Via Round-Trip Routing Latency ..."

Xiaowen Chen et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2015.8

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/ChenLLJZCGLLWSC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/ChenLLJZCGLLWSC15
Xiaowen Chen, Zhonghai Lu, Yang Li, Axel Jantsch, Xueqian Zhao, Shuming Chen, Yang Guo, Zonglin Liu, Jianzhuang Lu, Jianghua Wan, Shuwei Sun, Shenggang Chen, Hu Chen:
Achieving Memory Access Equalization Via Round-Trip Routing Latency Prediction in 3D Many-Core NoCs. ISVLSI 2015: 398-403

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.