![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
Exact matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 33 matches
- 2024
- Arani Sinha:
Innovative Practices Track: Session 3 Test and Functional Safety Standards. VTS 2024: 1 - Arani Sinha, Stefano Di Carlo:
Innovative Practices Track: Session 4 AI Applications in Test. VTS 2024: 1 - Arani Sinha, Adit D. Singh:
Innovative Practices Track: Session 2 Silent Data Corruption. VTS 2024: 1 - 2023
- Arani Sinha, Glenn Colón-Bonet, Michael Fahy, Pankaj Pant, Haijing Mao, Akhilesh Shukla:
Maximizing Stress Coverage by Novel DFT Techniques and Relaxed Timing Closure. ITC 2023: 56-59 - 2022
- Hari Addepalli, Irith Pomeranz, M. Enamul Amyeen, Suriyaprakash Natarajan, Arani Sinha, Srikanth Venkataraman:
Using Fault Detection Tests to Produce Diagnostic Tests Targeting Large Sets of Candidate Faults. ATS 2022: 120-125 - Arani Sinha, Yonsang Cho, Jon Easter, Meizel V. Leiva Rojas:
Multi-die Parallel Test Fabric for Scalability and Pattern Reusability. ITC 2022: 249-257 - Arani Sinha:
Innovative Practices Track: Silent Data Errors. VTS 2022: 1 - Arani Sinha:
Innovative Practices Track: Next Generation Test Standards. VTS 2022: 1 - 2021
- Sandip Ray, Arani Sinha:
Synergies Between Delay Test and Post-silicon Speed Path Validation: A Tutorial Introduction. ETS 2021: 1-4 - Sujay Pandey, Zhiwei Liao, Shreyas Nandi, Suriyaprakash Natarajan, Arani Sinha, Adit D. Singh, Abhijit Chatterjee:
Two Pattern Timing Tests Capturing Defect-Induced Multi-Gate Delay Impact of Shorts. VTS 2021: 1-7 - 2020
- Ankit Shah
, Raman Nayyar
, Arani Sinha
:
Silicon-Proven Timing Signoff Methodology Using Hazard-Free Robust Path Delay Tests. IEEE Des. Test 37(4): 7-13 (2020) - Sujay Pandey, Zhiwei Liao, Shreyas Nandi, Sanya Gupta, Suriyaprakash Natarajan, Arani Sinha, Adit D. Singh, Abhijit Chatterjee:
SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts. ITC 2020: 1-10 - 2019
- Naixing Wang, Irith Pomeranz, Sudhakar M. Reddy, Arani Sinha, Srikanth Venkataraman:
Layout Resynthesis by Applying Design-for-manufacturability Guidelines to Avoid Low-coverage Areas of a Cell-based Design. ACM Trans. Design Autom. Electr. Syst. 24(4): 42:1-42:19 (2019) - Naixing Wang, Irith Pomeranz, Sudhakar M. Reddy, Arani Sinha, Srikanth Venkataraman:
Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines. DATE 2019: 1022-1027 - Sujay Pandey, Sanya Gupta, Madhu Sudhan L., Suriya Natarajan, Arani Sinha, Abhijit Chatterjee:
Characterization of Library Cells for Open-circuit Defect Exposure: A Systematic Methodology. ITC 2019: 1-10 - Salem Abdennadher, Arani Sinha, Yonghyun Kim:
Analog/Mixed Signal IP DFx from a Foundry perspective. LATS 2019: 1-4 - Ankit Shah, Raman Nayyar, Arani Sinha:
Silicon Proven Timing Signoff Methodology using Hazard-Free Robust Path Delay Tests. VTS 2019: 1-6 - 2017
- Arjang Hassibi, Rituraj Singh, Arun Manickam, Ruma Sinha, Bob Kuimelis, Sara Bolouki, Pejman Naraghi-Arani, Kirsten A. Johnson, Mark W. McDermott, Nicholas Wood, Piyush Savalia, Nader Gamini:
4.2 A fully integrated CMOS fluorescence biochip for multiplex polymerase chain-reaction (PCR) processes. ISSCC 2017: 68-69 - Arani Sinha, Sujay Pandey, Ayush Singhal, Alodeep Sanyal, Alan Schmaltz:
DFM-aware fault model and ATPG for intra-cell and inter-cell defects. ITC 2017: 1-10 - Arani Sinha, Nitin Chaudhary:
Innovative practices session 1C screening for layout sensitive defects. VTS 2017: 1 - 2013
- Bo Yao, Arani Sinha, Irith Pomeranz:
Path selection based on static timing analysis considering input necessary assignments. VTS 2013: 1-6 - 2011
- Amitava Majumdar, Arani Sinha, Nehal Patel, Ramamurthy Setty, Yan Dong, Shu-Hsuan Chou:
A Novel mechanism for speed characterization during delay test. VTS 2011: 116-121 - Suriyaprakash Natarajan, Arani Sinha:
The buck stops with wafer test: Dream or reality? VTS 2011: 111 - Arani Sinha, Suriyaprakash Natarajan:
The bang for the buck with resiliency: Yield or field? VTS 2011: 152 - 2010
- Arani Sinha:
Special session 8C: Panel EDA for analog DFT/ATPG - will SoC cost pressures make this a reality? VTS 2010: 259 - 2009
- Arani Sinha, Amitava Majumdar, Vasu Ganti:
Panel: Analog Characterization and Test: The Long Road to Realization. VTS 2009: 337 - 2008
- Arani Sinha, Sandeep K. Gupta, Melvin A. Breuer:
A Multi-valued Algebra for Capacitance Induced Crosstalk Delay Faults. ATS 2008: 89-96 - 2007
- Santosh Shah, Arani Sinha, Li Song, Narain D. Arora:
On-Chip Inductance in X Architecture Enabled Design. ISQED 2007: 452-457 - 2006
- Arani Sinha, Shahin Nazarian, T. M. Mak:
Simulating the Effects of Process Variations on Capacitive Crosstalk. ICECS 2006: 604-607 - 2003
- Arani Sinha, Sandeep K. Gupta, Melvin A. Breuer:
An Enhanced Test Generator for Capacitance Induced Crosstalk Delay Faults. Asian Test Symposium 2003: 174-177
skipping 3 more matches
loading more results
failed to load more results, please try again later
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-07-23 21:27 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint