Остановите войну!
for scientists:
default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
no matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 30 matches
- 2008
- Rafael A. Arce-Nazario, Manuel Jiménez, Domingo Rodríguez:
Mapping of Discrete Cosine Transforms onto Distributed Hardware Architectures. J. Signal Process. Syst. 53(3): 367-382 (2008) - Eleftheria Athanasopoulou, Christoforos N. Hadjicostis:
Bounds on FSM Switching Activity. J. Signal Process. Syst. 53(3): 411-418 (2008) - Jae Hyun Baek, Sung Dae Kim, Myung Hoon Sunwoo:
SPOCS: Application Specific Signal Processor for OFDM Communication Systems. J. Signal Process. Syst. 53(3): 383-397 (2008) - Florin Balasa, Per Gunnar Kjeldsberg, Arnout Vandecappelle, Martin Palkovic, Qubo Hu, Hongwei Zhu, Francky Catthoor:
Storage Estimation and Design Space Exploration Methodologies for the Memory Management of Signal Processing Applications. J. Signal Process. Syst. 53(1-2): 51-71 (2008) - Peter R. Cappello:
Application-specific Processor Architecture: Then and Now. J. Signal Process. Syst. 53(1-2): 197-215 (2008) - Yun-Nan Chang, Ting-Chi Tong:
An Efficient Design of H.264 Inter Interpolator with Bandwidth Optimization. J. Signal Process. Syst. 53(3): 435-448 (2008) - Yi-Hau Chen, Shao-Yi Chien, Ching-Yeh Chen, Yu-Wen Huang, Liang-Gee Chen:
Analysis and Hardware Architecture Design of Global Motion Estimation. J. Signal Process. Syst. 53(3): 285-300 (2008) - Yi-Hau Chen, Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Liang-Gee Chen:
VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC. J. Signal Process. Syst. 53(3): 335-347 (2008) - Yen-Kuang Chen, Sun-Yuan Kung:
Trend and Challenge on System-on-a-Chip Designs. J. Signal Process. Syst. 53(1-2): 217-229 (2008) - Yedidya Hilewitz, Ruby B. Lee:
Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors. J. Signal Process. Syst. 53(1-2): 145-169 (2008) - Richard Hughey, Andrea Di Blas:
Finding the Next Computational Model: Experience with the UCSC Kestrel. J. Signal Process. Syst. 53(1-2): 171-186 (2008) - Francisco J. Jaime, Julio Villalba, Javier Hormigo, Emilio L. Zapata:
Pipelined Architecture for Additive Range Reduction. J. Signal Process. Syst. 53(1-2): 103-112 (2008) - Marjan Karkooti, Predrag Radosavljevic, Joseph R. Cavallaro:
Configurable LDPC Decoder Architectures for Regular and Irregular Codes. J. Signal Process. Syst. 53(1-2): 73-88 (2008) - Per Gunnar Kjeldsberg, Francky Catthoor, Sven Verdoolaege, Martin Palkovic, Arnout Vandecappelle, Qubo Hu, Einar J. Aas:
Guidance of Loop Ordering for Reduced Memory Usage in Signal Processing Applications. J. Signal Process. Syst. 53(3): 301-321 (2008) - Reeba Korah, J. Raja Paul Perinbam:
FPGA Implementation of Integer Transform and Quantizer for H.264 Encoder. J. Signal Process. Syst. 53(3): 261-269 (2008) - Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede:
Design Methodology for Throughput Optimum Architectures of Hash Algorithms of the MD4-class. J. Signal Process. Syst. 53(1-2): 89-102 (2008) - Wayne Luk, Yvon Savaria, Oskar Mencer:
Guest Editorial: 20 Years of ASAP. J. Signal Process. Syst. 53(1-2): 1-2 (2008) - Dimitrios E. Maroulis, Dimitrios K. Iakovidis, Dimitris G. Bariamis:
FPGA-based System for Real-Time Video Texture Analysis. J. Signal Process. Syst. 53(3): 419-433 (2008) - Grant Martin:
Multi-Processor SoC-Based Design Methodologies Using Configurable and Extensible Processors. J. Signal Process. Syst. 53(1-2): 113-127 (2008) - Brent E. Nelson, Brad L. Hutchings, Michael J. Wirthlin:
Design, Debug, Deploy: The Creation of Configurable Computing Applications. J. Signal Process. Syst. 53(1-2): 187-196 (2008) - Bernd Neumann, Thorsten von Sydow, Holger Blume, Tobias G. Noll:
Application Domain Specific Embedded FPGAs for Flexible ISA-Extension of ASIPs. J. Signal Process. Syst. 53(1-2): 129-143 (2008) - François Nougarou, Daniel Massicotte, Messaoud Ahmed Ouameur:
Adaptive Duplicated Filters and Interference Canceller for DS-CDMA Systems. J. Signal Process. Syst. 53(3): 349-365 (2008) - Jongsun Park, Kaushik Roy:
A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption. J. Signal Process. Syst. 53(3): 399-410 (2008) - Curt Schurgers, Anantha P. Chandrakasan:
Traceback-Based Optimizations for Maximum a Posteriori Decoding Algorithms. J. Signal Process. Syst. 53(3): 231-241 (2008) - Earl E. Swartzlander Jr.:
Systolic FFT Processors: A Personal Perspective. J. Signal Process. Syst. 53(1-2): 3-14 (2008) - Guillermo Talavera, Murali Jayapala, Jordi Carrabina, Francky Catthoor:
Address Generation Optimization for Embedded High-Performance Processors: A Survey. J. Signal Process. Syst. 53(3): 271-284 (2008) - Tsung-Han Tsai, Chun-Nan Liu:
A Low-Latency Multi-layer Prefix Grouping Technique for Parallel Huffman Decoding of Multimedia Standards. J. Signal Process. Syst. 53(3): 323-333 (2008) - Roger F. Woods, John V. McCanny, John G. McWhirter:
From Bit Level Systolic Arrays to HDTV Processor Chips. J. Signal Process. Syst. 53(1-2): 35-49 (2008) - Kung Yao, Flavio Lorenzelli:
Systolic Algorithms and Architectures for High-Throughput Processing Applications. J. Signal Process. Syst. 53(1-2): 15-34 (2008) - Zhiyi Yu, Michael J. Meeuwsen, Ryan W. Apperson, Omar Sattari, Michael A. Lai, Jeremy W. Webb, Eric W. Work, Tinoosh Mohsenin, Bevan M. Baas:
Architecture and Evaluation of an Asynchronous Array of Simple Processors. J. Signal Process. Syst. 53(3): 243-259 (2008)
loading more results
failed to load more results, please try again later
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-05-23 17:54 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint