![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
Matthias Gries
Person information
Refine list
![note](https://dblp.org/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2015
- [j6]Benedikt Dietrich, Dip Goswami, Samarjit Chakraborty
, Apratim Guha, Matthias Gries
:
Time Series Characterization of Gaming Workload for Runtime Power Management. IEEE Trans. Computers 64(1): 260-273 (2015) - 2011
- [j5]Matthias Gries
, Ulrich Hoffmann, Michael Konow, Michael Riepen:
SCC: A Flexible Architecture for Many-Core Platform Research. Comput. Sci. Eng. 13(6): 79-83 (2011) - [j4]Jason Howard, Saurabh Dighe, Sriram R. Vangal, Gregory Ruhl, Nitin Borkar, Shailendra Jain, Vasantha Erraguntla, Michael Konow, Michael Riepen, Matthias Gries
, Guido Droege, Tor Lund-Larsen, Sebastian Steibl, Shekhar Borkar, Vivek K. De, Rob F. Van der Wijngaart:
A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling. IEEE J. Solid State Circuits 46(1): 173-183 (2011) - [c23]Nikolas Ioannou, Michael Kauschke, Matthias Gries
, Marcelo Cintra:
Phase-Based Application-Driven Hierarchical Power Management on the Single-chip Cloud Computer. PACT 2011: 131-142 - 2010
- [c22]Andrea Bartolini, Matteo Cacciari, Andrea Tilli, Luca Benini, Matthias Gries:
A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores. ACM Great Lakes Symposium on VLSI 2010: 311-316 - [c21]Benedikt Dietrich, Swaroop Nunna, Dip Goswami, Samarjit Chakraborty
, Matthias Gries
:
LMS-based low-complexity game workload prediction for DVFS. ICCD 2010: 417-424 - [c20]Jason Howard, Saurabh Dighe, Yatin Vasant Hoskote, Sriram R. Vangal, David Finan, Gregory Ruhl, David Jenkins, Howard Wilson, Nitin Borkar, Gerhard Schrom, Fabric Pailet, Shailendra Jain, Tiju Jacob, Satish Yada, Sraven Marella, Praveen Salihundam, Vasantha Erraguntla, Michael Konow, Michael Riepen, Guido Droege, Joerg Lindemann, Matthias Gries
, Thomas Apel, Kersten Henriss, Tor Lund-Larsen, Sebastian Steibl, Shekhar Borkar, Vivek De, Rob F. Van der Wijngaart, Timothy G. Mattson:
A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. ISSCC 2010: 108-109
2000 – 2009
- 2009
- [c19]Hans-Peter Loeb, Matthias Gries
, Christian Sauer:
Implementing a Software-Based 802.11 MAC on a Customized Platform. CCNC 2009: 1-6 - 2008
- [c18]Christian Sauer, Matthias Gries, Hans-Peter Löb:
SystemClick: a domain-specific framework for early exploration using functional performance models. DAC 2008: 480-485 - 2007
- [j3]Sören Sonntag, Matthias Gries
, Christian Sauer:
SystemQ: Bridging the gap between queuing-based performance evaluation and SystemC. Des. Autom. Embed. Syst. 11(2-3): 91-117 (2007) - [c17]Christian Sauer, Matthias Gries, Sebastian Dirk:
Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform. DATE 2007: 1102-1107 - 2006
- [c16]Sören Sonntag, Matthias Gries
, Christian Sauer:
Performance Evaluation of Packet Processing Architectures Using Multiclass Queuing Networks. Annual Simulation Symposium 2006: 80-89 - [c15]Christian Sauer, Matthias Gries
, Jörg-Christian Niemann, Mario Porrmann, Michael Thies:
Application-Driven Development of Concurrent Packet Processing Platforms. PARELEC 2006: 55-61 - 2005
- [c14]Christian Sauer, Matthias Gries, Sören Sonntag:
Modular domain-specific implementation and exploration framework for embedded software platforms. DAC 2005: 254-259 - [c13]Hans-Martin Blüthgen, Christian Sauer, Dominik Langen, Matthias Gries, Wolfgang Raab:
Application-Driven Design of Cost-Efficient Communications Platforms. GI Jahrestagung (1) 2005: 314-318 - [c12]Sören Sonntag, Matthias Gries, Christian Sauer:
Performance Evaluation of VLSI platforms using SystemQ. GI Jahrestagung (1) 2005: 319-323 - [c11]Christian Sauer, Matthias Gries
, Sören Sonntag:
Modular Reference Implementation of an IP-DSLAM. ISCC 2005: 191-198 - [c10]Christian Sauer, Matthias Gries
, Sören Sonntag, Dietmar Toelle, Bo Wu, Rudi Knorr:
Trends in Access Networks and their Implementation in DSLAMs. LCN 2005: 493-494 - [c9]Sören Sonntag, Matthias Gries, Christian Sauer:
SystemQ: A Queuing-Based Approach to Architecture Performance Evaluation with SystemC. SAMOS 2005: 434-444 - 2004
- [j2]Matthias Gries:
Methods for evaluating and covering the design space during early design development. Integr. 38(2): 131-183 (2004) - [c8]Scott J. Weber, Matthew W. Moskewicz, Matthias Gries, Christian Sauer, Kurt Keutzer:
Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures. CODES+ISSS 2004: 18-23 - [c7]Christian Sauer, Matthias Gries, José Ignacio Gómez, Scott J. Weber, Kurt Keutzer:
Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express. PARELEC 2004: 129-134 - 2003
- [c6]Chidamber Kulkarni, Matthias Gries, Christian Sauer, Kurt Keutzer:
Programming challenges in network processor deployment. CASES 2003: 178-187 - [c5]Matthias Gries, Chidamber Kulkarni, Christian Sauer, Kurt Keutzer:
Comparing Analytical Modeling with Simulation for Network Processors: A Case Study. DATE 2003: 20256-20261 - 2002
- [c4]Lothar Thiele, Samarjit Chakraborty, Matthias Gries, Simon Künzli:
A framework for evaluating design tradeoffs in packet processing architectures. DAC 2002: 880-885 - [c3]Samarjit Chakraborty
, Matthias Gries
, Lothar Thiele:
Supporting a Low Delay Best-Effort Class in the Presence of Real-Time Traffic. IEEE Real Time Technology and Applications Symposium 2002: 45-54 - 2001
- [b1]Matthias Gries:
Algorithm architecture trade offs in network processor design. ETH Zurich, Zürich, Switzerland, Shaker 2001, ISBN 978-3-8265-9044-3, pp. 1-182 - [j1]Karsten Strehl, Lothar Thiele, Matthias Gries
, Dirk Ziegenbein, Rolf Ernst, Jürgen Teich:
FunState-an internal design representation for codesign. IEEE Trans. Very Large Scale Integr. Syst. 9(4): 524-544 (2001) - [c2]Lothar Thiele, Samarjit Chakraborty
, Matthias Gries, Alexander Maxiaguine, Jonas Greutert:
Embedded Software in Network Processors - Models and Algorithms. EMSOFT 2001: 416-434 - 2000
- [c1]Matthias Gries
:
The Impact of Recent DRAM Architectures on Embedded Systems Performance. EUROMICRO 2000: 1282-
Coauthor Index
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-05-08 21:02 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint