
Adrià Armejach
Refine list

refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2020
- [j5]Adrià Armejach
, Helena Caminal, Juan M. Cebrian
, Rubén Langarita
, Rekai González-Alberquilla, Chris Adeniyi-Jones, Mateo Valero, Marc Casas
, Miquel Moretó:
Using Arm's scalable vector extension on stencil codes. J. Supercomput. 76(3): 2039-2062 (2020) - [i1]Jason Lowe-Power, Abdul Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adrià Armejach, Nils Asmussen, Srikant Bharadwaj, Gabe Black, Gedare Bloom, Bobby R. Bruce, Daniel Rodrigues Carvalho, Jerónimo Castrillón, Lizhong Chen, Nicolas Derumigny, Stephan Diestelhorst, Wendy Elsasser, Marjan Fariborz, Amin Farmahini Farahani, Pouya Fotouhi, Ryan Gambord, Jayneel Gandhi, Dibakar Gope, Thomas Grass, Bagus Hanindhito, Andreas Hansson, Swapnil Haria, Austin Harris, Timothy Hayes, Adrian Herrera, Matthew Horsnell, Syed Ali Raza Jafri, Radhika Jagtap, Hanhwi Jang, Reiley Jeyapaul, Timothy M. Jones, Matthias Jung, Subash Kannoth, Hamidreza Khaleghzadeh, Yuetsu Kodama, Tushar Krishna, Tommaso Marinelli, Christian Menard
, Andrea Mondelli, Tiago Mück, Omar Naji, Krishnendra Nathella, Hoa Nguyen, Nikos Nikoleris, Lena E. Olson, Marc S. Orr, Binh Pham, Pablo Prieto, Trivikram Reddy, Alec Roelke, Mahyar Samani, Andreas Sandberg, Javier Setoain, Boris Shingarov, Matthew D. Sinclair, Tuan Ta, Rahul Thakur, Giacomo Travaglini, Michael Upton, Nilay Vaish, Ilias Vougioukas, Zhengrong Wang, Norbert Wehn, Christian Weis, David A. Wood, Hongil Yoon, Éder F. Zulian:
The gem5 Simulator: Version 20.0+. CoRR abs/2007.03152 (2020)
2010 – 2019
- 2019
- [j4]Adrià Armejach
, Marc Casas, Miquel Moretó:
Design trade-offs for emerging HPC processors based on mobile market technology. J. Supercomput. 75(9): 5717-5740 (2019) - [c12]Constantino Gómez, Francesc Martínez, Adrià Armejach
, Miquel Moretó, Filippo Mantovani
, Marc Casas:
Design Space Exploration of Next-Generation HPC Machines. IPDPS 2019: 54-65 - 2018
- [c11]Adrià Armejach
, Helena Caminal, Juan M. Cebrian
, Rekai González-Alberquilla, Chris Adeniyi-Jones, Mateo Valero, Marc Casas
, Miquel Moretó:
Stencil codes on a vector length agnostic architecture. PACT 2018: 13:1-13:12 - 2016
- [j3]Oriol Arcas-Abella
, Adrià Armejach
, Timothy Hayes, Gorker Alp Malazgirt, Oscar Palomar
, Behzad Salami
, Nehir Sönmez
:
Hardware Acceleration for Query Processing: Leveraging FPGAs, CPUs, and Memory. Comput. Sci. Eng. 18(1): 80-87 (2016) - [c10]Naveed Ul Mustafa
, Adrià Armejach
, Özcan Özturk, Adrián Cristal, Osman S. Unsal:
Implications of non-volatile memory as primary storage for database management systems. SAMOS 2016: 164-171 - [c9]Thomas Grass
, César Allande, Adrià Armejach
, Alejandro Rico, Eduard Ayguadé, Jesús Labarta, Mateo Valero
, Marc Casas
, Miquel Moretó:
MUSA: a multi-level simulation approach for next-generation HPC machines. SC 2016: 526-537 - 2015
- [c8]Adrià Armejach
, Adrián Cristal, Osman S. Unsal:
Tidy Cache: Improving Data Placement in Die-Stacked DRAM Caches. SBAC-PAD 2015: 65-73 - 2014
- [c7]Oriol Arcas-Abella
, Geoffrey Ndu
, Nehir Sönmez
, Mohsen Ghasempour, Adrià Armejach
, Javier Navaridas
, Wei Song
, John Mawer, Adrián Cristal
, Mikel Luján:
An empirical evaluation of High-Level Synthesis languages and tools for database acceleration. FPL 2014: 1-8 - 2013
- [j2]Adrià Armejach, J. Rubén Titos Gil
, Anurag Negi, Osman S. Unsal, Adrián Cristal:
Techniques to improve performance in requester-wins hardware transactional memory. ACM Trans. Archit. Code Optim. 10(4): 42:1-42:25 (2013) - [c6]Adrià Armejach
, Anurag Negi, Adrián Cristal
, Osman S. Unsal
, Per Stenström, Tim Harris:
HARP: Adaptive abort recurrence prediction for Hardware Transactional Memory. HiPC 2013: 196-205 - 2012
- [j1]Azam Seyedi, Adrià Armejach
, Adrián Cristal
, Osman S. Unsal
, Ibrahim Hur, Mateo Valero
:
Circuit design of a dual-versioning L1 data cache. Integr. 45(3): 237-245 (2012) - [c5]Anurag Negi, Adrià Armejach
, Adrián Cristal
, Osman S. Unsal
, Per Stenström:
Transactional prefetching: narrowing the window of contention in hardware transactional memory. PACT 2012: 181-190 - [c4]Azam Seyedi, Adrià Armejach
, Adrián Cristal
, Osman S. Unsal
, Mateo Valero
:
Novel SRAM bias control circuits for a low power L1 data cache. NORCHIP 2012: 1-6 - 2011
- [c3]Adrià Armejach
, Azam Seyedi, J. Rubén Titos Gil
, Ibrahim Hur, Adrián Cristal
, Osman S. Unsal
, Mateo Valero
:
Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory. PACT 2011: 361-371 - [c2]Azam Seyedi, Adrià Armejach
, Adrián Cristal
, Osman S. Unsal
, Ibrahim Hur, Mateo Valero
:
Circuit design of a dual-versioning L1 data cache for optimistic concurrency. ACM Great Lakes Symposium on VLSI 2011: 325-330
2000 – 2009
- 2009
- [c1]Sasa Tomic, Cristian Perfumo, Chinmay Eishan Kulkarni, Adrià Armejach
, Adrián Cristal
, Osman S. Unsal
, Tim Harris, Mateo Valero
:
EazyHTM: eager-lazy hardware transactional memory. MICRO 2009: 145-155
Coauthor Index

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
load content from web.archive.org
Privacy notice: By enabling the option above, your browser will contact the API of web.archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
Tweets on dblp homepage
Show tweets from on the dblp homepage.
Privacy notice: By enabling the option above, your browser will contact twitter.com and twimg.com to load tweets curated by our Twitter account. At the same time, Twitter will persistently store several cookies with your web browser. While we did signal Twitter to not track our users by setting the "dnt" flag, we do not have any control over how Twitter uses your data. So please proceed with care and consider checking the Twitter privacy policy.
last updated on 2021-02-18 22:12 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint