• case-insensitive prefix search: default
  e.g., sig matches "SIGIR" as well as "signal"
• exact word search: append dollar sign ($) to word
  e.g., graph$ matches "graph", but not "graphics"
• boolean and: separate words by space
  e.g., codd model
• boolean or: connect words by pipe symbol (|)
  e.g., graph|network

Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.

found 15 matches

• 2016
• 
  Hyeon-Min Bae, Ajith Amerasekera:
  Session 3 overview: Ultra-high-speed wireline transceivers and energy-efficient links. ISSCC 2016: 54-55
• 2015
• 
  Gerrit den Besten, Ajith Amerasekera:
  Session 10 overview: Advanced wireline techniques and PLLs: Wireline subcommittee. ISSCC 2015: 174-175
• 2014
• 
  Masood Qazi, Ajith Amerasekera, Anantha P. Chandrakasan:
  A 3.4-pJ FeRAM-Enabled D Flip-Flop in 0.13-µm CMOS for Nonvolatile Processing in Digital Systems. IEEE J. Solid State Circuits 49(1): 202-211 (2014)
• 
  Leland Chang, Ajith Amerasekera, Takashi Hashimoto:
  ES2: Data centers to support tomorrow's cloud. ISSCC 2014: 523
• 2013
• 
  Nicola Da Dalt, Ajith Amerasekera:
  ES3: High-speed communications on 4 wheels: What's in your next car? ISSCC 2013: 515
• 
  Masood Qazi, Ajith Amerasekera, Anantha P. Chandrakasan:
  A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems. ISSCC 2013: 192-193
• 2012
• 
  Ajith Amerasekera, Makoto Nagata:
  Foreword. VLSIC 2012: 1-2
• 
  Naresh R. Shanbhag, Massimo Poncino, Pai H. Chou, Ajith Amerasekera:
  International Symposium on Low Power Electronics and Design, ISLPED'12, Redondo Beach, CA, USA - July 30 - August 01, 2012. ACM 2012, ISBN 978-1-4503-1249-3 [contents]
• 2010
• 
  Ajith Amerasekera:
  Ultra low power electronics in the next decade. ISLPED 2010: 237-238
• 2008
• 
  Ajith Amerasekera:
  The Changing Design Landscape. IEEE Des. Test Comput. 25(4): 333 (2008)
• 2007
• 
  Mike Harwood, Nirmal Warke, Richard Simpson, Tom Leslie, Ajith Amerasekera, Sean Batty, Derek Colman, Eugenia Carr, Venu Gopinathan, Steve Hubbins, Peter Hunt, Andy Joy, Pulkit Khandelwal, Bob Killips, Thomas Krause, Shaun Lytollis, Andy Pickering, Mark Saxton, David Sebastio, Graeme Swanson, Andre Szczepanek, Terry Ward, Jeff Williams, Richard Williams, Tom Willwerth:
  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery. ISSCC 2007: 436-591
• 
  Ajith Amerasekera:
  Concurrent Optimization of Technology and Design for Nano CMOS. VLSI Design 2007: 27
• 2003
• 
  Vinod Menezes, C. B. Keshav, Sushil Gupta, M. Roopashree, S. Krishnan, A. Amerasekera, G. Palau:
  Optimization of 1.8V I/O circuits for performance, reliability at the 100nm technology node. VLSI Design 2003: 122-127
• 2002
• 
  Prasun Raha, Scott Randall, Richard Jennings, Bob Helmick, Ajith Amerasekera, Baher Haroun:
  A Robust Digital Delay Line Architecture in a 0.13µm CMOS Technology Node for Reduced Design and Process Sensitivities. ISQED 2002: 148-153
• 1993
• 
  Charvaka Duvvury, Ajith Amerasekera:
  ESD: a pervasive reliability concern for IC technologies. Proc. IEEE 81(5): 690-702 (1993)