default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAnn Gordon-Ross
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2021
[j42]Saleh Abdel-Hafeez
, Ann Gordon-Ross:
Reconfigurable FIFO memory circuit for synchronous and asynchronous communication. Int. J. Circuit Theory Appl. 49(4): 938-952 (2021)- [j41]Ruben Vazquez, Ayobami S. Edun, Ann Gordon-Ross, Greg Stitt:
Dynamic Scheduling for Heterogeneous Multicores. SN Comput. Sci. 2(6): 486 (2021)
2010 – 2019
- 2019
- [c75]Ruben Vazquez, Ann Gordon-Ross, Greg Stitt:
Offloading cache configuration prediction to an FPGA for hardware speedup and overhead reduction: work-in-progress. CODES+ISSS 2019: 11:1-11:2 - [c74]Ayobami S. Edun, Ruben Vazquez, Ann Gordon-Ross, Greg Stitt:
Dynamic Scheduling on Heterogeneous Multicores. DATE 2019: 1685-1690 - [c73]Chao Jiang, David Ojika, Bhavesh Patel, Ann Gordon-Ross, Herman Lam:
Accelerating Scientific Discovery with SCAIGATE Science Gateway. eScience 2019: 615-616 - [c72]Ruben Vazquez, Ann Gordon-Ross, Greg Stitt:
Machine Learning-based Prediction for Dynamic Architectural Optimizations. IGSC 2019: 1-6 - [c71]Ruben Vazquez, Ann Gordon-Ross, Greg Stitt:
Energy Prediction for Cache Tuning in Embedded Systems. ICCD 2019: 630-637 - [c70]David Ojika, Ann Gordon-Ross, Herman Lam, Shinjae Yoo, Younggang Cui, Zhihua Dong, Kirstin Kleese van Dam, Seyong Lee, Thorsten Kurth:
PCS: A Productive Computational Science Platform. HPCS 2019: 636-641 - [c69]Ann Gordon-Ross, Saleh Abdel-Hafeez, Mohamad Hammam Alsafrjalani:
A One-Cycle FIFO Buffer for Memory Management Units in Manycore Systems. ISVLSI 2019: 265-270 - [c68]Ruben Vazquez, Islam Badreldin, Mohamad Hammam Alsafrjalani, Ann Gordon-Ross:
Machine Learning-based Prediction for Phase-Based Dynamic Architectural Specialization. ISVLSI 2019: 529-534 - [c67]Ruben Vazquez, Ann Gordon-Ross, Greg Stitt:
Machine Learning-based Prediction for Dynamic, Runtime Architectural Optimizations of Embedded Systems. NORCAS 2019: 1-7 - 2018
- [j40]Tosiron Adegbija, Ann Gordon-Ross:
TaPT: Temperature-Aware Dynamic Cache Optimization for Embedded Systems. Comput. 7(1): 3 (2018) - [j39]Mohamad Hammam Alsafrjalani, Ann Gordon-Ross:
Low Effort Design Space Exploration Methodology for Configurable Caches. Comput. 7(2): 21 (2018) - [j38]Mohamad Hammam Alsafrjalani, Ann Gordon-Ross:
Scheduling and Tuning for Low Energy in Heterogeneous and Configurable Multicore Systems. Comput. 7(2): 25 (2018) - [j37]Tosiron Adegbija, Anita Rogacs, Chandrakant Patel, Ann Gordon-Ross:
Microprocessor Optimizations for the Internet of Things: A Survey. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(1): 7-20 (2018) - [j36]Saleh Abdel-Hafeez, Ann Gordon-Ross, Samer Abubaker:
A comparison-free sorting algorithm on CPUs and GPUs. J. Supercomput. 74(11): 6369-6400 (2018) - [j35]Tosiron Adegbija, Ann Gordon-Ross:
PhLock: A Cache Energy Saving Technique Using Phase-Based Cache Locking. IEEE Trans. Very Large Scale Integr. Syst. 26(1): 110-121 (2018) - [c66]Islam Badreldin, Ann Gordon-Ross, Tosiron Adegbija, Mohamad Hammam Alsafrjalani:
Realizing Closed-Loop, Online Tuning and Control for Configurable-Cache Embedded Systems: Progress and Challenges. ISVLSI 2018: 719-725 - 2017
- [j34]Nicholas Wulf, Alan D. George, Ann Gordon-Ross:
Optimizing FPGA Performance, Power, and Dependability with Linear Programming. ACM Trans. Reconfigurable Technol. Syst. 10(3): 23:1-23:23 (2017) - [j33]Saleh Abdel-Hafeez, Ann Gordon-Ross:
An Efficient O(N) Comparison-Free Sorting Algorithm. IEEE Trans. Very Large Scale Integr. Syst. 25(6): 1930-1942 (2017) - [c65]Austin Baylis, Greg Stitt, Ann Gordon-Ross:
Overlay-based side-channel countermeasures: A case study on correlated noise generation. MWSCAS 2017: 1308-1311 - [c64]Dave Ojika, Darin Acosta, Ann Gordon-Ross, Andrew Carnes, Sergei Gleyzer:
Accelerating High-energy Physics Exploration with Deep Learning. PEARC 2017: 37:1-37:4 - 2016
- [j32]Wei Zang, Ann Gordon-Ross:
CaPPS: cache partitioning with partial sharing for multi-core embedded systems. Des. Autom. Embed. Syst. 20(1): 65-92 (2016) - [j31]Rohit Kumar, Ann Gordon-Ross:
MACS: A Highly Customizable Low-Latency Communication Architecture. IEEE Trans. Parallel Distributed Syst. 27(1): 237-249 (2016) - [j30]Nicholas Wulf, Alan D. George, Ann Gordon-Ross:
A Framework for Evaluating and Optimizing FPGA-Based SoCs for Aerospace Computing. ACM Trans. Reconfigurable Technol. Syst. 10(1): 1:1-1:29 (2016) - [c63]Aurelio Morales-Villanueva, Rohit Kumar, Ann Gordon-Ross:
Configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable FPGAs. DATE 2016: 1505-1508 - [c62]Mohamad Hammam Alsafrjalani, Ann Gordon-Ross:
Quality of Service-Aware, Scalable Cache Tuning Algorithm in Consumer-based Embedded Devices. ACM Great Lakes Symposium on VLSI 2016: 357-360 - [c61]Shaon Yousuf, Ann Gordon-Ross:
An Automated Hardware/Software Co-Design Flow for Partially Reconfigurable FPGAs. ISVLSI 2016: 30-35 - [c60]Tosiron Adegbija, Ann Gordon-Ross:
Phase-Based Dynamic Instruction Window Optimization for Embedded Systems. ISVLSI 2016: 397-402 - [c59]Elham Kashefi, Hamid R. Zarandi, Ann Gordon-Ross:
Postponing wearout failures in chip multiprocessors using thermal management and thread migration. ReCoSoC 2016: 1-7 - [i3]Tosiron Adegbija, Ann Gordon-Ross:
Temperature-aware Dynamic Optimization of Embedded Systems. CoRR abs/1602.04414 (2016) - [i2]Tosiron Adegbija, Ann Gordon-Ross, Arslan Munir:
Phase distance mapping: a phase-based cache tuning methodology for embedded systems. CoRR abs/1602.04415 (2016) - [i1]Tosiron Adegbija, Anita Rogacs, Chandrakant Patel, Ann Gordon-Ross:
Microprocessor Optimizations for the Internet of Things. CoRR abs/1603.02393 (2016) - 2015
- [j29]Lu Ding, Adrian Lizarraga, Ashish Shenoy, Ann Gordon-Ross, Susan Lysecky, Roman L. Lysecky:
Application-Specific Customization of Dynamic Profiling Mechanisms for Sensor Networks. IEEE Access 3: 303-322 (2015) - [j28]Arslan Munir, Joseph Antoon, Ann Gordon-Ross:
Modeling and Analysis of Fault Detection and Fault Tolerance in Wireless Sensor Networks. ACM Trans. Embed. Comput. Syst. 14(1): 3:1-3:43 (2015) - [c58]Tosiron Adegbija, Ann Gordon-Ross:
Phase-based Cache Locking for Embedded Systems. ACM Great Lakes Symposium on VLSI 2015: 115-120 - [c57]Aurelio Morales-Villanueva, Ann Gordon-Ross:
Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs. IPDPS Workshops 2015: 90-96 - [c56]Rohit Kumar, Ann Gordon-Ross:
An Automated High-Level Design Framework for Partially Reconfigurable FPGAs. IPDPS Workshops 2015: 170-175 - 2014
- [j27]Tosiron Adegbija, Ann Gordon-Ross, Arslan Munir:
Phase distance mapping: a phase-based cache tuning methodology for embedded systems. Des. Autom. Embed. Syst. 18(3-4): 251-278 (2014) - [j26]Grzegorz Cieslewski, Adam Jacobs, Alan D. George, Ann Gordon-Ross:
Multibit Fault Injection for Field-Programmable Gate Arrays with Simple, Portable Fault Injector. J. Aerosp. Inf. Syst. 11(10): 738-750 (2014) - [j25]Arslan Munir, Ann Gordon-Ross, Sanjay Ranka, Farinaz Koushanfar:
A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems. J. Parallel Distributed Comput. 74(1): 1872-1890 (2014) - [j24]Arslan Munir, Ann Gordon-Ross, Sanjay Ranka:
Multi-Core Embedded Wireless Sensor Networks: Architecture and Applications. IEEE Trans. Parallel Distributed Syst. 25(6): 1553-1562 (2014) - [c55]Mohamad Hammam Alsafrjalani, Ann Gordon-Ross:
Dynamic Scheduling for Reduced Energy in Configuration-Subsetted Heterogeneous Multicore Systems. EUC 2014: 17-24 - [c54]Mohamad Hammam Alsafrjalani, Ann Gordon-Ross, Pablo Viana:
Minimum Effort Design Space Subsetting for Configurable Caches. EUC 2014: 65-72 - [c53]Tosiron Adegbija, Ann Gordon-Ross:
Thermal-aware phase-based tuning of embedded systems. ACM Great Lakes Symposium on VLSI 2014: 279-284 - [c52]Tosiron Adegbija, Ann Gordon-Ross, Marisha Rawlins:
Analysis of cache tuner architectural layouts for multicore embedded systems. IPCCC 2014: 1-8 - [c51]Tosiron Adegbija, Ann Gordon-Ross:
Dynamic Phase-Based Optimization of Embedded Systems. ISVLSI 2014: 236-239 - 2013
- [j23]Wei Zang, Ann Gordon-Ross:
A survey on cache tuning from a power/energy perspective. ACM Comput. Surv. 45(3): 32:1-32:49 (2013) - [j22]Arslan Munir, Ann Gordon-Ross, Susan Lysecky, Roman Lysecky:
A lightweight dynamic optimization methodology and application metrics estimation model for wireless sensor networks. Sustain. Comput. Informatics Syst. 3(2): 94-108 (2013) - [j21]Wei Zang, Ann Gordon-Ross:
T-SPaCS - A Two-Level Single-Pass Cache Simulation Methodology. IEEE Trans. Computers 62(2): 390-403 (2013) - [j20]Marisha Rawlins, Ann Gordon-Ross:
A Cache Tuning Heuristic for Multicore Architectures. IEEE Trans. Computers 62(8): 1570-1583 (2013) - [j19]Marisha Rawlins, Ann Gordon-Ross:
Adaptive loop caching using lightweight runtime control flow analysis. ACM Trans. Embed. Comput. Syst. 12(1s): 55:1-55:23 (2013) - [j18]Adrian Lizarraga, Roman Lysecky, Susan Lysecky, Ann Gordon-Ross:
Dynamic profiling and fuzzy-logic-based optimization of sensor network platforms. ACM Trans. Embed. Comput. Syst. 13(3): 51:1-51:29 (2013) - [j17]Arslan Munir, Farinaz Koushanfar, Ann Gordon-Ross, Sanjay Ranka:
High-performance optimizations on tiled many-core embedded systems: a matrix multiplication case study. J. Supercomput. 66(1): 431-487 (2013) - [j16]Saleh Abdel-Hafeez, Ann Gordon-Ross, Behrooz Parhami:
Scalable Digital CMOS Comparator Using a Parallel Prefix Tree. IEEE Trans. Very Large Scale Integr. Syst. 21(11): 1989-1998 (2013) - [c50]Aurelio Morales-Villanueva, Ann Gordon-Ross:
HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs. ARC 2013: 185-196 - [c49]Lu Ding, Adrian Lizarraga, Susan Lysecky, Roman Lysecky, Ann Gordon-Ross:
Accuracy-Guided Runtime Adaptive Profiling Optimization of Wireless Sensor Networks. ECBS 2013: 82-91 - [c48]Aurelio Morales-Villanueva, Ann Gordon-Ross:
On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs. FCCM 2013: 61-64 - [c47]Rohit Kumar, Ann Gordon-Ross:
PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs. FCCM 2013: 117-120 - [c46]Tosiron Adegbija, Ann Gordon-Ross:
Exploiting dynamic phase distance mapping for phase-based tuning of embedded systems. ICCD 2013: 363-368 - 2012
- [j15]Adrian Lizarraga, Lu Ding, Jeff Hiner, Roman Lysecky, Susan Lysecky, Ann Gordon-Ross:
ATLeS-SN. Des. Autom. Embed. Syst. 16(4): 265-291 (2012) - [j14]Weixun Wang, Prabhat Mishra, Ann Gordon-Ross:
Dynamic Cache Reconfiguration for Soft Real-Time Systems. ACM Trans. Embed. Comput. Syst. 11(2): 28:1-28:31 (2012) - [j13]Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt:
Combining code reordering and cache configuration. ACM Trans. Embed. Comput. Syst. 11(4): 88:1-88:20 (2012) - [j12]Arslan Munir, Ann Gordon-Ross:
An MDP-Based Dynamic Optimization Methodology for Wireless Sensor Networks. IEEE Trans. Parallel Distributed Syst. 23(4): 616-625 (2012) - [j11]Arslan Munir, Sanjay Ranka, Ann Gordon-Ross:
High-Performance Energy-Efficient Multicore Embedded Computing. IEEE Trans. Parallel Distributed Syst. 23(4): 684-700 (2012) - [j10]Adam Jacobs, Grzegorz Cieslewski, Alan D. George, Ann Gordon-Ross, Herman Lam:
Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing. ACM Trans. Reconfigurable Technol. Syst. 5(4): 21:1-21:30 (2012) - [c45]Marisha Rawlins, Ann Gordon-Ross:
An application classification guided cache tuning heuristic for multi-core architectures. ASP-DAC 2012: 23-28 - [c44]Arslan Munir, Ann Gordon-Ross, Susan Lysecky, Roman L. Lysecky:
Online algorithms for wireless sensor networks dynamic optimization. CCNC 2012: 180-187 - [c43]Tosiron Adegbija, Ann Gordon-Ross, Arslan Munir:
Dynamic phase-based tuning for embedded systems using phase distance mapping. ICCD 2012: 284-290 - [c42]Arslan Munir, Ann Gordon-Ross, Sanjay Ranka:
Parallelized benchmark-driven performance evaluation of SMPs and tiled multi-core architectures for embedded systems. IPCCC 2012: 416-423 - [c41]Wei Zang, Ann Gordon-Ross:
A single-pass cache simulation methodology for two-level unified caches. ISPASS 2012: 168-177 - [c40]Saleh Abdel-Hafeez, Mohammad Shatnawi, Ann Gordon-Ross:
A double data rate 8T-cell SRAM architecture for systems-on-chip. ISSoC 2012: 1-4 - [r1]Ann Gordon-Ross, Marisha Rawlins:
Low-Energy Instruction Cache Optimization Techniques for Embedded Systems. Handbook of Energy-Aware and Green Computing 2012: 595-617 - 2011
- [j9]Saleh Abdel-Hafeez, Ann Gordon-Ross:
A Gigahertz Digital CMOS Divide-by-N Frequency Divider Based on a State Look-Ahead Structure. Circuits Syst. Signal Process. 30(6): 1549-1572 (2011) - [j8]Saleh Abdel-Hafeez, Ann Gordon-Ross, Asem Albosul, Ahmad Shatnawi, Shadi M. Harb:
A Shadow Dynamic Finite State Machine for Branch Prediction: An Alternative for the 2-bit Saturating Counter. Informatica (Slovenia) 35(2): 211-219 (2011) - [j7]Saleh Abdel-Hafeez, Ann Gordon-Ross:
A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic. IEEE Trans. Very Large Scale Integr. Syst. 19(6): 1023-1033 (2011) - [c39]Abelardo Jara-Berrocal, Ann Gordon-Ross:
An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips. ASAP 2011: 219-222 - [c38]Marisha Rawlins, Ann Gordon-Ross:
On the interplay of loop caching, code compression, and cache configuration. ASP-DAC 2011: 243-248 - [c37]Wei Zang, Ann Gordon-Ross:
T-SPaCS - A two-level single-pass cache simulation methodology. ASP-DAC 2011: 419-424 - [c36]Abelardo Jara-Berrocal, Ann Gordon-Ross:
Hardware module reuse and runtime assembly for dynamic management of reconfigurable resources. FPT 2011: 1-6 - [c35]Rohit Kumar, Ann Gordon-Ross:
Formulation-level design space exploration for partially reconfigurable FPGAs. FPT 2011: 1-6 - [c34]Shaon Yousuf, Adam Jacobs, Ann Gordon-Ross:
Partially reconfigurable system-on-chips for adaptive fault tolerance. FPT 2011: 1-8 - [c33]Arslan Munir, Ann Gordon-Ross:
Markov Modeling of Fault-Tolerant Wireless Sensor Networks. ICCCN 2011: 1-6 - [c32]Arslan Munir, Ann Gordon-Ross, Sanjay Ranka:
A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems. ICCD 2011: 198-205 - [c31]Marisha Rawlins, Ann Gordon-Ross:
CPACT - The conditional parameter adjustment cache tuner for dual-core architectures. ICCD 2011: 396-403 - [c30]Paul Muri, Janise McNair, Joseph Antoon, Ann Gordon-Ross, Kathryn Cason, Norman G. Fitz-Coy:
Topology design and performance analysis for networked earth observing small satellites. MILCOM 2011: 1940-1945 - 2010
- [j6]Ashish Shenoy, Jeff Hiner, Susan Lysecky, Roman L. Lysecky, Ann Gordon-Ross:
Evaluation of Dynamic Profiling Methodologies for Optimization of Sensor Networks. IEEE Embed. Syst. Lett. 2(1): 10-13 (2010) - [j5]Arslan Munir, Ann Gordon-Ross:
SIP-Based IMS Signaling Analysis for WiMax-3G Interworking Architectures. IEEE Trans. Mob. Comput. 9(5): 733-750 (2010) - [c29]Abelardo Jara-Berrocal, Ann Gordon-Ross:
VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems. DATE 2010: 837-842 - [c28]Ann Gordon-Ross, Abelardo Jara-Berrocal:
VAPRES: A Customizable and Flexible Base Architecture for Partially Reconfigurable Systems. ERSA 2010: 67-76 - [c27]Shaon Yousuf, Ann Gordon-Ross:
DAPR: Design Automation for Partially Reconfigurable FPGAs. ERSA 2010: 97-103 - [c26]Marisha Rawlins, Ann Gordon-Ross:
Lightweight runtime control flow analysis for adaptive loop caching. ACM Great Lakes Symposium on VLSI 2010: 239-244 - [c25]Jeff Hiner, Ashish Shenoy, Roman L. Lysecky, Susan Lysecky, Ann Gordon-Ross:
Transaction-Level Modeling for Sensor Networks Using SystemC. SUTC/UMC 2010: 197-204 - [c24]Arslan Munir, Ann Gordon-Ross, Susan Lysecky, Roman L. Lysecky:
A lightweight dynamic optimization methodology for wireless sensor networks. WiMob 2010: 129-136
2000 – 2009
- 2009
- [j4]Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt:
Fast Configurable-Cache Tuning With a Unified Second-Level Cache. IEEE Trans. Very Large Scale Integr. Syst. 17(1): 80-91 (2009) - [c23]Arslan Munir, Ann Gordon-Ross:
An MDP-based application oriented optimal policy for wireless sensor networks. CODES+ISSS 2009: 183-192 - [c22]Abelardo Jara-Berrocal, Ann Gordon-Ross:
SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems. DATE 2009: 268-273 - [c21]Adam Flynn, Ann Gordon-Ross, Alan D. George:
Bitstream relocation with local clock domains for partially reconfigurable FPGAs. DATE 2009: 300-303 - [c20]Rafael García, Ann Gordon-Ross, Alan D. George:
Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks. FCCM 2009: 243-246 - [c19]Rohit Kumar, Ann Gordon-Ross:
Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs. FPL 2009: 525-529 - [c18]Arslan Munir, Ann Gordon-Ross:
SIP-Based IMS Registration Analysis for WiMax-3G Interworking Architectures. ICNS 2009: 432-437 - [c17]Abelardo Jara-Berrocal, Ann Gordon-Ross:
Runtime Temporal Partitioning Assembly to Reduce FPGA Reconfiguration Time. ReConFig 2009: 374-379 - [c16]Weixun Wang, Prabhat Mishra, Ann Gordon-Ross:
SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems. VLSI Design 2009: 547-552 - 2008
- [c15]Chris Conger, Ann Gordon-Ross, Alan D. George:
Design Framework for Partial Run-Time FPGA Reconfiguration. ERSA 2008: 122-128 - [c14]Pablo Viana, Ann Gordon-Ross, Edna Barros, Frank Vahid:
A table-based method for single-pass cache optimization. ACM Great Lakes Symposium on VLSI 2008: 71-76 - [c13]Ann Gordon-Ross, Jeremy Lau, Brad Calder:
Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy. ACM Great Lakes Symposium on VLSI 2008: 379-382 - [c12]Karthik Sabhanatarajan, Ann Gordon-Ross:
A resource efficient content inspection system for next generation Smart NICs. ICCD 2008: 156-163 - [c11]Karthik Sabhanatarajan, Ann Gordon-Ross, Mark Oden, Mukund Navada, Alan D. George:
Smart-NICs: Power Proxying for Reduced Power Consumption in Network Edge Devices. ISVLSI 2008: 75-80 - [c10]Baoke Zhang, Karthik Sabhanatarajan, Ann Gordon-Ross, Alan D. George:
Real-time performance analysis of Adaptive Link Rate. LCN 2008: 282-288 - 2007
- [c9]Ann Gordon-Ross, Frank Vahid:
A Self-Tuning Configurable Cache. DAC 2007: 234-237 - [c8]Ann Gordon-Ross, Pablo Viana, Frank Vahid, Walid A. Najjar, Edna Barros:
A one-shot configurable-cache tuner for improved energy and performance. DATE 2007: 755-760 - 2006
- [c7]Pablo Viana, Ann Gordon-Ross, Eamonn J. Keogh, Edna Barros, Frank Vahid:
Configurable cache subsetting for fast cache tuning. DAC 2006: 695-700 - 2005
- [j3]Ann Gordon-Ross, Frank Vahid:
Frequent Loop Detection Using Efficient Nonintrusive On-Chip Hardware. IEEE Trans. Computers 54(10): 1203-1215 (2005) - [c6]Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt:
A first look at the interplay of code reordering and configurable caches. ACM Great Lakes Symposium on VLSI 2005: 416-421 - [c5]Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt:
Fast configurable-cache tuning with a unified second-level cache. ISLPED 2005: 323-326 - 2004
- [c4]Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt:
Automatic Tuning of Two-Level Caches to Embedded Applications. DATE 2004: 208-213 - [p1]Ann Gordon-Ross, Chuanjun Zhang, Frank Vahid, Nikil D. Dutt:
Tuning Caches to Applications for Low-Energy Embedded Systems. Ultra Low-Power Electronics and Design 2004: 103-122 - 2003
- [j2]Ann Gordon-Ross, Susan Cotterell, Frank Vahid:
Tiny instruction caches for low power embedded systems. ACM Trans. Embed. Comput. Syst. 2(4): 449-481 (2003) - [c3]Ann Gordon-Ross, Frank Vahid:
Frequent loop detection using efficient non-intrusive on-chip hardware. CASES 2003: 117-124 - 2002
- [j1]Ann Gordon-Ross, Susan Cotterell, Frank Vahid:
Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example. IEEE Comput. Archit. Lett. 1 (2002) - [c2]Ann Gordon-Ross, Frank Vahid:
Dynamic Loop Caching Meets Preloaded Loop Caching - A Hybrid Approach. ICCD 2002: 446-449 - 2001
- [c1]Frank Vahid, Ann Gordon-Ross:
A self-optimizing embedded microprocessor using a loop table for low power. ISLPED 2001: 219-224
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 21:23 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
